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I. Original Problem Statement
Real-time systems such as those deployed in space, aerospace, automotive and railway applications require guar-
antees that the probability of the system failing to meet its timing constraints is below an acceptable threshold (e.g.
a failure rate of less than 10 9 per hour). Advances in hardware technology and the large gap between processor
and memory speeds, bridged by the use of cache, make it di cult to provide such guarantees without significant
over-provisioning of hardware resources. The use of deterministic cache replacement policies means that pathological
worst-case behaviours need to be accounted for, even when in practice they may have a vanishingly small probability
of actually occurring. The use of cache with random replacement policies [3] can negate the e↵ects of pathological
worst-case behaviours while still achieving e cient average-case performance, hence providing a way of increasing
guaranteed performance in hard real-time systems.
The timing behaviour of programs running on a processor with a random cache replacement policy can be determined
using Static Probabilistic Timing Analysis (SPTA). SPTA computes an upper bound on the probabilistic Worst-Case
Execution Time (pWCET) in terms of an exceedence function, which gives the probability, as a function of all possible
values for an execution time budget x, that the execution time of the program will not exceed that budget on any single
run. SPTA [5] requires a probability function that can be used to compute an estimate of the probability of a cache hit
for each memory access. This probability function is valid if it provides a lower bound on the probability of a cache











where N denotes the associativity of the cache and k the reuse distance, i.e., the number of intervening memory accesses
that could cause an eviction, since the memory block was last accessed. All other estimations of the hit-probability [7, 6]
that had been proposed by then have been refuted as they may lead to optimistic results. The complexity of deriving
a sound estimate of the hit-probability is caused by the dependency of the current event of a cache hit or miss on the
history of prior events; caused by the finite size of the cache. In Equation (1), this dependency is accounted for by
setting the probability of a cache hit to zero in cases where the reuse distance exceeds the associativity; which results
in a large over-approximation even for simple access sequences. The open problem presented in last year’s RTSOPS [4]
was thus: how to improve upon the simple SPTA analysis?
II. Correctness Conditions and Optimality
Instead of immediately answering the open problem, we tried to learn from the failed approaches to improve upon
Equation (1) and identified the correctness conditions [2] that any sound approximation of the cache-hit probability must
fulfil. Sound in this context means that for any sequence of cache accesses [e1, . . . , en], the approximation P̂ complies
with two constraints: (C1) it does not over-estimate the probability of a cache hit, and (C2) the value obtained from
convolution of the approximated probabilities for any subset of a trace T describing the probability that all elements
in the subset are a hit, is at most the precise probability of such an event occurring:
C1 8e 2 [e1, . . . , en] : P(ehit)   P̂(ehit),





Using these soundness conditions, we have been able to clearly identify why former approaches [7, 6] failed and we
have been able to show that Equation (1) is not only correct, but also optimal with respect to the limited information
it uses: any cache-hit probability that only uses the associativity and the reuse distance is either at most as precise as
Equation (1) or optimistic. Due to space limitation, we refer to [1] for the proof of optimality.
III. Using other information
The negative result that we can not improve the existing cache-hit probability by using the same information also
gives the key to providing better bounds: we have to include additional information which is not yet taken into account.
A. Stack Distance
P̂D(k) can be pessimistic in the commonly observed case of sequences with repeated accesses (e.g. loops). For
example, the trace a, b, c, d, c1, d1, c1, d1, a7, b7 repeats the accesses c, d three times within the reuse distance of the
final accesses to a and b. Assuming an associativity of 4, then P̂D(k) gives zero probability of a cache hit for these
accesses, since their reuse distance exceeds the associativity of the cache. However, it is possible for the cache to
contain all four distinct memory blocks a, b, c, d accessed in this sequence, and so a zero value for the probability of
a cache hit for the final accesses to a and b is pessimistic.
Let   be the stack distance of element el, i.e., the total number of pair-wise distinct memory blocks that are accessed
within the reuse distance k of element el. The maximum number of distinct cache locations loaded during the reuse
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distance of el is upper bounded by  , hence it follows that a lower bound on the probability that el will survive all of






(N >  ) ^ (k , 1)
0 otherwise
(2)
We note that P̂A( , k) and P̂D(k) are incomparable, yet both give valid lower bounds on the probability of a cache hit.
We thus may use the maximum of them to compute an improved lower bound that dominates each individually.
B. Cache Contention
Equation (1) and Equation (2) both provide a tight lower bound on the probability of a cache hit, but are imprecise
even for simple access sequences. If we consider for instance a random cache with associativity 4 and the following
access sequence, a, b, c, d, f , a4, b4, c4, d4, f 4 all accesses are considered cache misses. The reason for this is that for
each of the last five accesses, the probability of a cache hit is set to 0 to ensure correctness with respect to condition C2,
i.e, that the probability of the last five access all being hits is zero. However, this can also be ensured by considering
the probability of a cache hit for the preceding accesses. To this end, we define the concept of the cache contention
of a memory block el which denotes the number of memory accesses within the reuse distance of el that potentially
contend with el for space in the cache. We only need to set the probability of a cache hit for an access el to zero when













Conceptually, the cache contention assumes that each access within the reuse distance of el that has been assigned
non-zero probability of being a hit as requiring its own separate location in the cache. Due to space limitation, we
refer to [1] for the exact definition of the cache contention.
IV. Collecting Semantics and Combined Approach
An orthogonal approach to compute the pWCET is to enumerate all possible cache states and the associated
probabilities. As this solution is computationally intractable, we have developed a combined approach with scalable
precision: The idea is to use the precise approach for a small subset of relevant memory blocks, while using the
imprecise approach for the remaining blocks. So, instead of enumerating all possible cache states, we abstract the set
of cache states and focus only on the m most important memory blocks, where m can be chosen to control both the
precision and the runtime of the analysis. In this way, we e↵ectively reduce the complexity of the precise component
of the analysis for a trace with l distinct elements from 2l to 2m (typically with m ⌧ l). We again refer to [2] for the
details of this approach.
V. Open Problems and FutureWork
This progress report presents the solutions to one of last year’s open problems: how to improve upon the simple
SPTA analysis? A first negative result, namely that the original hit probability can not be improved without additional
information, has led us towards (i) the discovery of alternative approaches to bound cache-hit probability that rely on
additional information such as the stack distance and the cache contention and (ii) the development of an orthogonal
approach that relies on complete, or partial enumeration of the cache contents. As according to George Bernard Shaw
science never solves a problem without creating ten more, the recent advancements lead to new, open problems.
Foremost, how to extend the analysis to control-flow graphs and how to select the relevant memory blocks for the
combined approach.
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